We propose a ripple-carry electro-optic full adder using microring resonators, taking advantage of unique properties of light on chip. This proposed design with larger bandwidth and lower power consumption paves the way to future optical computing.
Introduction
With the continuous shrinking of transistors and on-chip metal interconnects to be keeping pace with Moore's Law, the power consumption and transmission bandwidth of silicon electronics have been approaching the inevitable limits [1] . The exponentially increasing bandwidth requirements for modern computing demand a brand-new generation of alternative techniques to continue Moore's Law. Silicon photonics is believed to be one of the promising alternatives due to its potential of using unique properties of light on chip as well as compatibility with CMOS fabrication process.
Electro-optic logic gates and modules, as the building blocks of optical computing, have gained intensive attention recently because of the accessibility and maturity of abundant compact optical components, such as electro-optic modulators [2] , interconnects [3] and photodetectors [4] . Various silicon based optical logic devices have been proposed and demonstrated experimentally, showing the potential for realizing future high-speed and low-power consumption optical computing [5, 6] .
In this paper, we propose a new design of electro-optic (EO) full adder on SOI (silicon on insulator) platform using two silicon microring resonators (MMRs). Simulation results show that the proposed full adder using carrier injection is capable of functioning over 1Gbps with ~4dB insertion loss per bit without amplifiers in between. The experiments using thermal-optic modulation with heaters as a proof of concept will be carried out in the future.
Theory and design
Given the two input operands n a , n b and the carry from previous bit 1 n C  , the full-adder functionality to obtain the desired outputs n S and n C at the nth bit can be summarized by . Obviously, the carry signal C is the only one that travels from one bit to the next, which intrinsically will cost a conventional electrical full adder much time to wait for the previous carry signal before proceeding to the next bit, leading to relatively large latency. In contrast, because of the much higher speed of photons on chip compared to electrons, we can process p and g signals in parallel and process the carry signal with negligible latency.
The architecture of the proposed EO full adder is shown in Fig. 1 , including two different kinds of design, i.e. serial and parallel design. Here we take the parallel design as example. Driving electrical signals 
C
 will first split into two parts. One of them goes directly into the photodetector to generate an electrical signal and then goes through an XOR gate together with n p and finally leads to the desired sum n S . The other one is modulated by p and then merges into the output port through a multimode interference (MMI) coupler along with a n g modulated  . Finally, the optical signal n C is obtained. The modulation method used here is carrier injection, which has been fully investigated in the past decade [2] . Modulation speed as high as 12.5 GHz with low-power consumption (~300fJ/bit) and low insertion loss (<0.5dB) has been demonstrated. In addition, the electrical modules, i.e. photodetector and XOR gates, can also be integrated in the SOI platform in the same chip [4] . The principle of the serial design is very similar but it has the advantage of lower insertion loss due to the elimination of MMI coupler which suffers from 3 dB insertion loss inevitably. In order to validate the proposed architecture, we simulate a 2-bit full adder of the parallel design ( Fig. 1(a) ) with a bit rate at 1GHz. All parameters in the simulation are set using experimental data from publications. It turns out that the simulation results show great consistency with the ones in the truth table which is not listed here. One can find that all 32 desired logic states have been realized, as shown in Fig. 2 .
Result
In conclusion, we have proposed an architecture of EO full adder on the SOI platform, and validated it through numerical simulation of a 2-bit case of the parallel design. This study paves the way to future high-speed and lowpower consumption optical computing.
